

FEATURES


- **DIRECT MODULATION RANGE:** 800 MHz TO 1 GHz
- **SUPPLY VOLTAGE RANGE:** $V_{CC} = 2.7 \text{ V}$ to 3.6 V
- **LOW OPERATION CURRENT:** 24 mA Typ
- **LOW CURRENT SLEEP MODE**

DESCRIPTION

The UPC8110GR is a silicon monolithic integrated circuit designed as a 1 GHz direct quadrature modulator for digital mobile communication systems. The device is manufactured using the NESAT III MMIC process and is housed in a 20 pin plastic SSOP package that contributes to miniaturizing the system. The device has power save function and operates on a 3 V supply voltage for low power consumption.

NEC's stringent quality assurance and test procedures ensure the highest reliability and performance.

FUNCTIONAL BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS (TA = 25°C, VCC = 3 V, VPS ≥ 2.2 V unless otherwise specified)

| PART NUMBER PACKAGE OUTLINE | | | UPC8110GR S20 | | |
|--------------------------------|----------------------------------------------------------------------------------|---------------|------------------|-----|-----|
| SYMBOLS | PARAMETERS AND CONDITIONS | UNITS | MIN | TYP | MAX |
| ICC | Circuit Current (no signal) $V_{PS} \geq 2.2 \text{ V}$ | mA | 15 | 24 | 33 |
| | Circuit Current (power save) $V_{PS} \leq 0.5 \text{ V}$ | μA | | | |
| Po(SAT) | Maximum Output Power ¹ | dBm | | -10 | |
| LoL | LO Carrier Leak ¹ | dBc | | -35 | -30 |
| ImR | Image Rejection ¹ | dBc | | -40 | -30 |
| IM3 I/Q | I/Q 3rd Order Intermodulation Distortion ¹ | dBc | | -45 | -30 |
| ZI/QIN | I/Q Input Impedance, single-ended | k Ω | | 150 | |
| TPS (RISE) | Power Save Rise Time, $V_{PS} \leq 0.5 \text{ V}$ to $V_{PS} \geq 2.2 \text{ V}$ | μs | | 2 | 5 |
| TPS (FALL) | Power Save Fall Time, $V_{PS} \geq 2.2 \text{ V}$ to $V_{PS} \leq 0.5 \text{ V}$ | μs | | 2 | 5 |

Note:

1. fLOIN = 948 MHz, PLOIN = -10 dBm, fI/Q = 2.625 kHz, V I/Q = $V_{CC}/2$ (DC) + 0.5 V p-p (AC).

ABSOLUTE MAXIMUM RATINGS¹ ($T_A = 25^\circ\text{C}$)

| SYMBOLS | PARAMETERS | UNITS | RATINGS |
|------------------|--------------------------------|-------|-------------|
| V _{CC} | Supply Voltage | V | 4.0 |
| V _{PS} | Power Save Voltage | V | 4.0 |
| P _D | Power Dissipation ² | mW | 430 |
| T _{OP} | Operating Temperature | °C | -40 to +85 |
| T _{STG} | Storage Temperature | °C | -55 to +150 |

Notes:

- Operation in excess of any one of these parameters may result in permanent damage.
- Mounted on a 50 x 50 x 1.6 mm double copper clad epoxy glass PWB ($T_A = +85^\circ\text{C}$).





RECOMMENDED OPERATING CONDITIONS

| SYMBOLS | PARAMETERS | UNITS | MIN | TYP | MAX |
|--------------------|-----------------------|-------|-----|-----|------------------|
| V _{CC} | Supply Voltage | V | 2.7 | 3.0 | 3.6 |
| V _{PS} | Power Save Voltage | V | 0 | | V _{CC} |
| T _{OP} | Operating Temperature | °C | -40 | +25 | +85 |
| P _{LO} | LO Input Power Level | dBm | | -10 | |
| f _{LOIN} | LO Input Frequency | MHz | 800 | 900 | 1000 |
| f _{I/QIN} | I/Q Input Frequency | MHz | DC | | 10 |
| V _{I/QIN} | I/Q Input Voltage | mVp-p | | | 500 ¹ |
| | | mVp-p | | | 250 ² |


Notes:

- Single-ended Input.
- Differential Input.

PIN FUNCTIONS

| Pin No. | Symbol | Supply Voltage (V) | Pin Voltage (V) | Description | Equivalent Circuit |
|---------|--------------------------|---------------------------------|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|
| 1 | LO _{IN} | — | 2.6 | LO input for the phase shifter. |  |
| 2 | GND | 0 | — | Connect to ground with minimum inductance. Track length should be kept as short as possible. | |
| 3 | $\overline{\text{LOIN}}$ | — | 2.6 | Bypass of the LO input. This pin is grounded through a capacitor of approx. 30 pF. | |
| 4 | GND | 0 | — | Connect to ground with minimum inductance. Track length should be kept as short as possible. | |
| 5 | Q | V _{CC/2} ^{*1} | — | Input for Q signal. If the I/Q input signals are single-ended, the maximum amplitude of the signal is 500 mVp-p. |  |
| 6 | $\overline{\text{Q}}$ | V _{CC/2} ^{*1} | — | Input for Q signal. If the I/Q input signals are single-ended, $\overline{\text{Q}}$ should be DC biased at V _{CC/2} . If the I/Q input signals are differential, the maximum amplitude of the signal is 250 mVp-p. | |
| 7 | I | V _{CC/2} ^{*1} | — | Input for I signal. If the I/Q input signals are single-ended, I should be DC biased at V _{CC/2} . If the I/Q input signals are differential, the maximum amplitude of the signal is 250 mVp-p. |  |
| 8 | $\overline{\text{I}}$ | V _{CC/2} ^{*1} | — | Input for I signal. If the I/Q input signals are single-ended, the maximum amplitude of the signal is 500 mVp-p. | |
| 9 | GND | 0 | — | Connect to ground with minimum inductance. Track length should be kept as short as possible. | |
| 10 | | | | | |
| 11 | RF _{OUT} | — | 1.6 | Output from the modulator. This is an emitter follower output. Connect approx. 15Ω in series to match to 50Ω. |  |

PIN FUNCTIONS

| Pin No. | Symbol | Supply Voltage | Pin Voltage | Description | Equivalent Circuit | | | | | | |
|-----------|------------|----------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|---------|-------|-----------|----|---------|-------|
| 12 | GND | 0 | — | Connect to ground with minimum inductance. Track length should be kept as short as possible. | | | | | | | |
| 13 | | | | | | | | | | | |
| 14 | Vcc | 2.7~3.6 | — | Supply voltage pin for the modulator. An internal regulator helps keep the device stable against temperature or Vcc variations. |  | | | | | | |
| 15 | GND | 0 | — | Connect to ground with minimum inductance. Track length should be kept as short as possible. | | | | | | | |
| 16 | | | | | | | | | | | |
| 17 | Power Save | VPS | — | Power save control pin can control the ON/SLEEP state with a bias as follows: <table border="1" data-bbox="651 678 870 791"><tr><th>VPS (V)</th><th>STATE</th></tr><tr><td>2.0 ~ 3.6</td><td>ON</td></tr><tr><td>0 ~ 0.8</td><td>SLEEP</td></tr></table> | | VPS (V) | STATE | 2.0 ~ 3.6 | ON | 0 ~ 0.8 | SLEEP |
| VPS (V) | STATE | | | | | | | | | | |
| 2.0 ~ 3.6 | ON | | | | | | | | | | |
| 0 ~ 0.8 | SLEEP | | | | | | | | | | |
| 18 | GND | 0 | — | Connect to ground with minimum inductance. Track length should be kept as short as possible. | | | | | | | |
| 19 | Vcc | 2.7 ~ 3.6 | — | Supply voltage pin for the modulator. An internal regulator helps keep the device stable against temperature or Vcc variations. | | | | | | | |
| 20 | GND | 0 | — | Connect to ground with minimum inductance. Track length should be kept as short as possible. | | | | | | | |


*1: Vcc/2 DC bias must be supplied to I, \bar{I} , Q, \bar{Q} .

EXPLANATION OF INTERNAL FUNCTIONS

| Block | Function/Operation | Block Diagram |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|
| 90° PHASE SHIFTER | Input signal from the LO input is sent to a T-type flip-flop through a frequency doubler. The output signal from the T-type F/F is changed to the same frequency as the LO input with a quadrature phase shift of 0°, 90°, 180°, or 270°. These circuits provide self phase correction for proper quadrature signals. | |
| BUFFER AMPLIFIER | Buffer amplifiers for each phase signal are sent to each mixer. | |
| MIXER | The signals from the buffer amps are quadrature modulated with two double-balanced mixers. High accurate phase and amplitude inputs are realized to provide excellent image rejection. | |
| ADDER | Output signals from each mixer are added and sent through a final amplifier. | |

OUTLINE DIMENSIONS (Units in mm)

PACKAGE OUTLINE S20 (SSOP20)



Note:
All dimensions are typical unless otherwise specified.

ORDERING INFORMATION

| PART NUMBER | QTY |
|--------------|------------|
| UPC8110GR-E1 | 2.5 K/Reel |

INTERNAL BLOCK DIAGRAM

